

## EL979950106

## JNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No								
Filing Date June 4, 2001								
Inventor Klaus F. Schuegraf, et al.								
Assignee Micron Technology, Inc.								
Group Art Unit								
Examiner E. Ortiz								
Attorney's Docket No								
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects,								
and Wordline, Transistor Gate, and Conductive Interconnect								

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

The Examiner's attention is directed to the references which are listed on the attached Form PTO-1449, a copy of which is attached. No admission is made regarding whether all the submitted references are prior art.

Citation of these references is respectfully requested.

Respectfully submitted,

Dated: -12 - 12 - 03

D. Brent Kenady Reg. No. 40,045

12/17/2003 MAHMED1 00000079 09875501

02 FC:1806

180.00 OP

Form Pro-144	E	Cig	\		J.S. DEPARTMENT OF COMMERCE	ATTY. DOCKET NO MI22-1741	·.	SERI. 09/87	AL NO. 5,501	
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  (Use several sheets if necessary)						APPLICANT Klaus Florian Schuegraf et al.				
(Use several sneets it necessary)						FILING DATE GRO			GROUP 2815	
U.S. PATENT DOCUMENTS										
*Examiner Initial		Docu Numi					Class	Subclass	Filing If Appro	
	АА									
	AB									
FOREIGN PATENT DOCUMENTS										
		Docu	ment	Date	Country	Class		Subclass	Translation	
		Number							Yes	No
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)										
	AC	ن	Ohnishi, K. et al.,	Improving Gate	Oxide Integrity (GOI) of a W/Wnx/o	lual-poly Si Stacked-Gai	e by Using V	Vet-Hydrogen (	Oxidation in 0	14-
		μm CMOS Devices. 1EEE. 1998. pgs. 397-400.								
	AD	٥	Kawada, K. et al., Water Vapor Generator By Cutalytic Reactor, pgs. 10-16							
	AE	١	Wakabayashi, H. et al., An Ultra-Low Resistance and Therma Stable W/pn-Poly-Si Gate CMOS Technology using Si/TiN Buffer Layer,							
			IEEE. 1998, pgs. 393-396.							
	AF	AF Hiura, Y. et al., Integration Technorology of Polymetal (W/WSiN/Poly-Si) Dual Gate CMOS for 1 Gbit DRAMs and Beyond, IEEE, 19								8,
			pgs. 389-392.							
	AG	. •	Nagahama, T. et al., Wet Hydrogen Oxidution System for Metal Gate LSI's. pgs. 140-143							
	АН	0	Lee, B. et al., In-si	tu Barrier Form	nation for High Reliable W/barrier/pol	y-Si Gate Using Denude	ution of WN,			スフ
		1998 pgs. 385-389.						•••	EC 2	
								]	<u> </u>	AI
								מכטרו	3 8	IJ
					,			) J	Š	-
			<u> </u>							
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.										